Abstract-A necessary requirement for chemometric platforms is pre-processing of the acquired chemical signals to remove baseline drift in the signal. The drift could originate from sensor characteristics or from background chemical activity in the surrounding environment. A recent emerging field is neurochemical monitoring to detect and quantify neural activity. In this paper, a resource efficient pre-processing system is presented to remove drift from the acquired neurochemical signal. The drift removal technique is based on baseline manipulation without requiring window based processing. The target application, for demonstration purposes, is the recording of vagal pH signals to enable closed-loop Vagus Nerve Stimulation (VNS). The final design is multiplier-free and results in an Application Specific Integrated Circuit (ASIC) that is 640 µm by 625 µm in area.
I. INTRODUCTION

R
ECENT work has demonstrated the possibility of utilising chemical signal monitoring to achieve closed loop neuromodulation in the Central Nervous System (CNS), such as monitoring dopamine levels in the brain using Fast Scale Cyclic Voltammetry (FSCV) [1] , [2] . Within the Peripheral Nervous System (PNS), it is also possible to utilize chemical signature of neural activity, such as monitoring extracellular potassium or hydrogen (pH) ion concentrations, as demonstrated for the first time in [3] , in a closed-loop paradigm for VNS. In [3] , the neurochemical pH change due to a gut hormone, Cholecystokinin (CCK) was captured and used as a trigger for neural stimulation. Hence implementing an implantable chemometric system in System-On-Chip (SoC) is of increasing interest with regards to neuromodulation.
Depending upon the chemical sensing methodology, chemical signals generally change slowly compared to electrical signals. This reduces the required data throughput and interferences from other biosignals, however, inherent low sampling rates are hard to achieve on-chip due to the lack of small-scale low-frequency oscillators. In order to do so would require large capacitors, amongst other things, which is undesirable in an ASIC design. It is, therefore, easier to sample the chemical input at a The dashed line illustrates the drift in the signal. much higher sampling frequency followed by on-chip rate reduction. One solution is to implement a multi-rate design, in which the sampling rate is efficiently reduced using a Cascaded Integrator-Comb (CIC) filter.
Another challenge is the presence of drift in the signal, which can occur in any sensor over time either due to change in sensor characteristics or due to changes in sensing environment in which the sensor is placed. Drift can affect the validity of results when analysing chemical signals using chemometric algorithms. So, to ensure accuracy, drift must be identified and removed.
Potentiometric metal-metal oxide pH sensors, such as Iridium-Iridium Oxide (IrOx), are commonly used for biosensors. They were also used for vagal pH recording during our in vivo experiments [3] . In such sensors the drift in Open Circuit Potential (OCP), which is generally linear and monotonic over time [4] , can lead to shifts in baseline in addition to background chemical activity. Figure 1 demonstrates the presence of linear drift in a vagal pH signal recorded in vivo.
II. SYSTEM ARCHITECTURE
This paper presents an ASIC that implements the needed rate reduction and removes drift from the input signal. This helps in pre-processing and preparing the signal for the next stage i.e chemometric evaluation of the signal. The developed ASIC is designed to be a In this paper, Section II presents a brief review of the existing drift removal techniques as well as an overview of our solution together with the preprocessor system architecture. The performance of this system is validated through simulation results based on input signals recorded in vivo, presented in Section III.
The implementation of the pre-processor's two functions i.e decimation and drift removal are presented here. The decimation or reduction in sampling rate is implemented using a CIC filter and a FIR compensation filter, followed by a drift removal unit as shown in Figure  2 . In order to reduce computation resource utilization, a multiplier free architecture is considered.
A. Decimation
Decimation is the process of reducing the sample rate in a multi-rate signal processing system. Based on the configuration, CIC filters are means for achieving decimation or interpolation in a computationally efficient manner [5] . The target application described in this paper requires a decimation ratio of approximately 4000, reducing the sample rate from 20 kHz to 5 Hz, the sample rate required to reliably capture CCK induced pH change, which varies slowly over 1-3 minutes [3] .
A multi-stage first order CIC filter design is adopted, in which the decimation ratio (R) of each CIC filter stage is a power of 2, in this case it is 8, a differential delay (M) of 1 and consisting of N=1 number of comb and integrator sections. As a first order filter was chosen, the architecture of each stage is fairly simple: an integrator followed by a differentiator and downsampler, as shown in Figure 3 . This architecture means that every output sample from this filter is the accumulation of R samples. Hence, the gain of each stage is RM N = 8. Therefore, each CIC filter stage is followed by an attenuator implemented using bitwise right shift operations. The output sample is then the average of R samples. The bit growth due to each stage is B out = N log 2 RM + B in , which is 12 bit in this design. Hence a multi-stage CIC design also helps in limiting the bit growth to less than 16 bits. Architecture of a CIC filter where the input data rate is R in samples/sec. The reduction factor is an integer factor R and so the output data rate is at R in /R samples/sec.
The CIC filter is also used to generate an output clock at the output sampling rate frequency. This is beneficial for any following Digital Signal Processing (DSP) units which require an input clock that is synchronised with output data from the decimation filter. The architecture of the decimation filter can be seen in Figure 2 below.
The decimation filter requires a compensation filter to ensure a flat passband frequency response, as described in [6] . This can be implemented using a simple FIR filter. The coefficient multiplication was achieved using a Canonical Signed Digit (CSD) method which uses adders instead of multipliers to compute. To further reduce resources the number of the coefficients and their word sizes were reduced as much as possible. This resulted in an FIR filter with just 4 6-bit coefficients.
The final decimation filter is multiplier-less with a decimation ratio of 4096. The frequency response of the filter is illustrated in Figure 4 . This leads to an output sampling rate of 4.88 Hz.
B. Drift Removal
Drift can be defined as 'a gradual change in any quantitative characteristic that is supposed to remain constant' [7] . Sensor output drift can be caused by various factors, such as sensor ageing, bio-fouling, environmental factors, surface processes, etc. There are techniques that can be used to remove drift from a hardware perspective at the sampling stage, for example, with the use of reference sensors. However, in implantable chemical sensors, it may be difficult to determine a site for a stable reference. Furthermore, there can be background changes occurring at the site of recording which can lead 978-1-5386-4881-0/18/$31.00 ©2018 IEEE to additional changes. Hence this paper focuses on signal processing techniques which can remove drift present in the sampled input signal.
There are two main types of drift -unidirectional and bidirectional. The former refers to a change in the output over time, independent of the measured input, in which the slope of the drift moves in only one direction, either positive or negative whereas the latter suggests the possibility of the drift to move in either of directions. The drift can also be further divided into linear and non-linear drift where linear refers to a constant slope value of the drift in the input while non-linear indicates slope value of the drift changes over time. Within IrOx sensors, the OCP drifts are generally unidirectional as shown earlier on bench and also in an in vitro setup [4] , [8] , [9] .
There are many techniques available for baseline drift removal. While many techniques are proposed for realtime use, most require sliding windows [10] - [12] which requires memory as all the samples in the window need to be buffered. In this paper, drift removal is achieved by taking into account the present sample of the input signal and one sampling period previous value of the estimated drift.
Many implementations rely on an approach that identifies which parts of the signal are the signals of interest and the remainder is treated as drift. The technique stated in this paper takes the opposite approach. The drift is computed using Equation 1 which leads to a very simple and resource efficient drift correction unit that does not require a sliding window.
Where Y represents the output from the drift estimation unit, X the input signal and cf the convergence factor. This algorithm can be implemented without any dividers if the cf value is a power of 2, as it can then be carried out using a shifter. A flow diagram representation is provided by Figure 5 . The drift estimation is designed to follow the input signal. The convergence factor cf determines how closely the drift follows the input signal. If there is a large difference between last sample of the drift signal and the present sample of the input signal, then the present sample of the drift is 'damped' or attenuated by setting the cf value to a number higher than 1. The function of the algorithm is analogous to a Low Pass Filter(LPF) and attempts to identify the slow moving drift buried in the input signal.
When cf is equal to 1 then the output of the equation is the input itself i.e. Y [n] = X[n]. Increasing cf reduces the rate at which the algorithm converges to the input value and so appears to be damped. Setting the factor to an adequate value results in an output that follows the trend of the data. Figure 6 demonstrates the effects of changing the convergence factor, notice how the output is generally following the drift of the signal (albeit with an offset) when cf = 512. For smaller values the output is very similar to the input. The convergence factor required is dependent on the application environment, for example, data rate and signal characteristics.
Testing with several data sets showed that, for the demonstration target application, the optimal cf value would be 512. In this context, the value was based on collected data but the functionality of the pre-processor can be further expanded by adding a controller which determines the cf factor from signal characteristics. In this way, the pre-processor would be capable of adapting 978-1-5386-4881-0/18/$31.00 ©2018 IEEE to different signals, further expanding the flexibility of the system. The drift correction unit, shown in Figure 2 , applies the algorithm to detect the drift and then subtracts it from the input to correct it.
III. RESULTS
For the targeted VNS application, the full system is designed to take a 20kHz input that is susceptible to drift in its input. The preprocessor is simulated with several 20kHz data sets that were recorded previously, both in vivo and in vitro. Figure 7 demonstrates that the preprocessor successfully reduces the input signal from 20kHz to 4.88Hz and is capable of removing drift from the signal whether it be linear or non-linear. There are limits to this, however, if the input changes too fast and too greatly, then this passes through as well. There is also a period where the system is adjusting and drift correction is not valid at the start. Careful attention was paid to the implementation of each section of the system to ensure efficient usage of resources. The final result is a design which is free from and multipliers or dividers and uses very little memory (approximately 40 bytes). Table I lists the resource usage of the preprocessor. The quantity of resources required for this system are very low and so can be implemented on different target devices without using up a huge amount of available hardware resources.
The design is intended for SoC solutions and so a layout was also generated for the final solution. The resulting output is an ASIC that is 640um by 625um when using a 350nm process, as shown in Figure 8 .
IV. CONCLUSION
This paper serves to demonstrate a new, computationally efficient pre-processing ASIC which reduces the sample rate and removes drift from pH signals recorded in vivo, i.e. in real time which is particularly important for implantable closed loop devices. It implements a novel baseline manipulation methodology to remove drift from chemical signals. The hardware resources usage and chip area is small, thanks to its multiplier-free design and the subsequent layout generated is compact. The The circled sections represent the ASIC I/O ports work in this paper tackles problems that are common amongst several different disciplines as they can be found in many systems that incorporate sensors and data acquisition. To conclude, the preprocessor has been successful as the final design is resource-efficient, capable of reducing the input sample rate and able to correct both linear and non-linear drifts in the input signal.
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